Abstract
Dataflow languages are widely used for programming real-time embedded systems. They offer high level abstraction above hardware, and are amenable to program analysis and optimisation. This paper addresses the challenge of verifying parallel program transformations in the context of dynamic dataflow models, where the scheduling behaviour and the amount of data each actor computes may depend on values only known at runtime.
We present a Linear Temporal Logic (LTL) model checking approach to verify a dataflow program transformation, using three LTL properties to identify cyclostatic actors in dynamic dataflow programs. The workflow abstracts dataflow actor code to Fiacre specifications to search for counterexamples of the LTL properties using the Tina model checker. We also present a new refactoring tool for the Orcc dataflow programming environment, which applies the parallelising transformation to cyclostatic actors. Parallel refactoring using verified transformations speedily improves FPGA performance, e.g. 15.4× speedup with 16 actors.
We present a Linear Temporal Logic (LTL) model checking approach to verify a dataflow program transformation, using three LTL properties to identify cyclostatic actors in dynamic dataflow programs. The workflow abstracts dataflow actor code to Fiacre specifications to search for counterexamples of the LTL properties using the Tina model checker. We also present a new refactoring tool for the Orcc dataflow programming environment, which applies the parallelising transformation to cyclostatic actors. Parallel refactoring using verified transformations speedily improves FPGA performance, e.g. 15.4× speedup with 16 actors.
Original language | English |
---|---|
Article number | 101657 |
Journal | Journal of Systems Architecture |
Volume | 101 |
Early online date | 23 Oct 2019 |
DOIs | |
Publication status | Published - Dec 2019 |
Keywords
- Dataflow
- FPGAs
- Model checking
- Parallelism
- Program transformation
ASJC Scopus subject areas
- Software
- Hardware and Architecture
Fingerprint
Dive into the research topics of 'Verifying Parallel Dataflow Transformations with Model Checking and its Application to FPGAs'. Together they form a unique fingerprint.Datasets
-
Open access dataset for "Verifying Parallel Dataflow Transformations with Model Checking and its Application to FPGAs"
Stewart, R. J. (Creator), Heriot-Watt University, 10 Sept 2019
DOI: 10.17861/85ff96b4-2c6b-4f58-8322-74f0ab45f684
Dataset
Profiles
-
Robert James Stewart
- School of Mathematical & Computer Sciences - Associate Professor
- School of Mathematical & Computer Sciences, Computer Science - Associate Professor
Person: Academic (Research & Teaching)
-
Andrew Michael Wallace
- School of Engineering & Physical Sciences - Professor Emeritus
Person: Emeritus