Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS

S. J. Fancey; J. J. Casswell; M. R. Taghizadeh; A. C. Walker; M. P Y Desmulliez; C. R. Stanley; A. Boyd; J. L. Pearson; P. Horan; D. Byrne; J. Hegarty; S. Eitel; H. P. Gauggel; K. Gulden; A. Gauthier; P. Benabes; J. L. Gutzwiller; M. Goetz

Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS

S. J. Fancey, J. J. Casswell, M. R. Taghizadeh, A. C. Walker, M. P Y Desmulliez, C. R. Stanley, A. Boyd, J. L. Pearson, P. Horan, D. Byrne, J. Hegarty, S. Eitel, H. P. Gauggel, K. Gulden, A. Gauthier, P. Benabes, J. L. Gutzwiller, M. Goetz

School of Engineering & Physical Sciences

Research output: Contribution to journal › Article › peer-review

Original language	English
Pages (from-to)	17-21
Number of pages	5
Journal	IEE Colloquium (Digest)
Issue number	6
Publication status	Published - 17 Mar 2000

Cite this

Fancey, S. J., Casswell, J. J., Taghizadeh, M. R., Walker, A. C., Desmulliez, M. P. Y., Stanley, C. R., Boyd, A., Pearson, J. L., Horan, P., Byrne, D., Hegarty, J., Eitel, S., Gauggel, H. P., Gulden, K., Gauthier, A., Benabes, P., Gutzwiller, J. L., & Goetz, M. (2000). Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS. IEE Colloquium (Digest), (6), 17-21.

@article{a34adf604c6a4df2b3447af6a9a64495,

title = "Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS",

author = "Fancey, {S. J.} and Casswell, {J. J.} and Taghizadeh, {M. R.} and Walker, {A. C.} and Desmulliez, {M. P Y} and Stanley, {C. R.} and A. Boyd and Pearson, {J. L.} and P. Horan and D. Byrne and J. Hegarty and S. Eitel and Gauggel, {H. P.} and K. Gulden and A. Gauthier and P. Benabes and Gutzwiller, {J. L.} and M. Goetz",

year = "2000",

month = mar,

day = "17",

language = "English",

pages = "17--21",

journal = "IEE Colloquium (Digest)",

issn = "0963-3308",

publisher = "Institute of Electrical Engineers",

number = "6",

}

Fancey, SJ, Casswell, JJ, Taghizadeh, MR, Walker, AC, Desmulliez, MPY, Stanley, CR, Boyd, A, Pearson, JL, Horan, P, Byrne, D, Hegarty, J, Eitel, S, Gauggel, HP, Gulden, K, Gauthier, A, Benabes, P, Gutzwiller, JL & Goetz, M 2000, 'Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS', IEE Colloquium (Digest), no. 6, pp. 17-21.

TY - JOUR

T1 - Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS

AU - Fancey, S. J.

AU - Casswell, J. J.

AU - Taghizadeh, M. R.

AU - Walker, A. C.

AU - Desmulliez, M. P Y

AU - Stanley, C. R.

AU - Boyd, A.

AU - Pearson, J. L.

AU - Horan, P.

AU - Byrne, D.

AU - Hegarty, J.

AU - Eitel, S.

AU - Gauggel, H. P.

AU - Gulden, K.

AU - Gauthier, A.

AU - Benabes, P.

AU - Gutzwiller, J. L.

AU - Goetz, M.

PY - 2000/3/17

Y1 - 2000/3/17

UR - http://www.scopus.com/inward/record.url?scp=6344230199&partnerID=8YFLogxK

M3 - Article

SN - 0963-3308

SP - 17

EP - 21

JO - IEE Colloquium (Digest)

JF - IEE Colloquium (Digest)

IS - 6

ER -

Smart-pixel based free-space optoelectronic interconnect to demonstrate terabit/s regime i/o to silicon CMOS

Other files and links

Cite this