Abstract
The paper summarises recent findings concerning the fabrication of ultra-shallow junctions in silicon for future generations of CMOS devices. In particular we concentrate on vacancy engineering to achieve carrier concentrations of 5-6 × 1020 cm-3 for boron in silicon without diffusion and report for the first time preliminary data for antimony implants into strained silicon in which even higher carrier concentrations were obtained. All of this can be produced at temperatures below 800°C for annealing times of 10 seconds, without the need for spike annealing, fast ramp rates or laser processing.
Original language | English |
---|---|
Title of host publication | Extended Abstracts of the Sixth International Workshop on Junction Technology, IWJT '06 |
Pages | 10-15 |
Number of pages | 6 |
Publication status | Published - 2006 |
Event | 6th International Workshop on Junction Technology 2006 - Shanghai, China Duration: 15 May 2006 → 16 May 2006 |
Conference
Conference | 6th International Workshop on Junction Technology 2006 |
---|---|
Abbreviated title | IWJT '06 |
Country/Territory | China |
City | Shanghai |
Period | 15/05/06 → 16/05/06 |
ASJC Scopus subject areas
- Electrical and Electronic Engineering
- Electronic, Optical and Magnetic Materials
- Atomic and Molecular Physics, and Optics
- Surfaces and Interfaces