Secure On-Chip Communication Architecture for Reconfigurable Multi-Core Systems

Ahmed Saeed, Ali Ahmadinia, Mike Just

Research output: Contribution to journalArticlepeer-review

4 Citations (Scopus)
381 Downloads (Pure)


Security is becoming the primary concern in today’s embedded systems. Network-on-chip (NoC)-based communication architectures have emerged as an alternative to shared bus mechanism in multi-core system-on-chip (SoC) devices and the increasing number and functionality of processing cores have made such systems vulnerable to security attacks. In this paper, a secure communication architecture has been presented by designing an identity and address verification (IAV) security module, which is embedded in each router at the communication level. IAV module verifies the identity and address range to be accessed by incoming and outgoing data packets in an NoC-based multi-core shared memory architecture. Our IAV module is implemented on an FPGA device for functional verification and evaluated in terms of its area and power consumption overhead. For FPGA-based systems, the IAV module can be reconfigured at run-time through partial reconfiguration. In addition, a cycle-accurate simulation is carried out to analyze the performance and total network energy consumption overhead for different network configurations. The proposed IAV module has presented reduced area and power consumption overhead when compared with similar existing solutions.
Original languageEnglish
Article number1650089
JournalJournal of Circuits, Systems and Computers
Publication statusPublished - 14 Apr 2016


Dive into the research topics of 'Secure On-Chip Communication Architecture for Reconfigurable Multi-Core Systems'. Together they form a unique fingerprint.

Cite this