Skip to main navigation Skip to search Skip to main content

RIPL: An Efficient Image Processing DSL for FPGAs

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint

Dive into the research topics of 'RIPL: An Efficient Image Processing DSL for FPGAs'. Together they form a unique fingerprint.
Sort by

Computer Science

INIS