Modelling an optically interconnected FPGA for reconfigurable computing architectures

G. A. Russell, C. J. Moir, J. F. Snowdon

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A series of electronic models, both analog and digital, have been developed to simulate the behaviour of a field programmable gate array chip with optoelectronics providing access to an optical interconnect fabric. The minimum latency of a 320Mbits-1 system was found to be 158.5ns.

Original languageEnglish
Title of host publicationMicro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration
Volume6185
DOIs
Publication statusPublished - 2006
EventOptical Sensing II - Strasbourg, France
Duration: 3 Apr 20066 Apr 2006

Conference

ConferenceOptical Sensing II
CountryFrance
CityStrasbourg
Period3/04/066/04/06

Fingerprint

optical interconnects
field-programmable gate arrays
chips
analogs
electronics

Keywords

  • Field programmable gate arrays
  • Optically interconnected computing

Cite this

Russell, G. A., Moir, C. J., & Snowdon, J. F. (2006). Modelling an optically interconnected FPGA for reconfigurable computing architectures. In Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration (Vol. 6185) https://doi.org/10.1117/12.662718
Russell, G. A. ; Moir, C. J. ; Snowdon, J. F. / Modelling an optically interconnected FPGA for reconfigurable computing architectures. Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration. Vol. 6185 2006.
@inproceedings{d91c8af39a974b8390078e104040e2af,
title = "Modelling an optically interconnected FPGA for reconfigurable computing architectures",
abstract = "A series of electronic models, both analog and digital, have been developed to simulate the behaviour of a field programmable gate array chip with optoelectronics providing access to an optical interconnect fabric. The minimum latency of a 320Mbits-1 system was found to be 158.5ns.",
keywords = "Field programmable gate arrays, Optically interconnected computing",
author = "Russell, {G. A.} and Moir, {C. J.} and Snowdon, {J. F.}",
year = "2006",
doi = "10.1117/12.662718",
language = "English",
isbn = "0819462411",
volume = "6185",
booktitle = "Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration",

}

Russell, GA, Moir, CJ & Snowdon, JF 2006, Modelling an optically interconnected FPGA for reconfigurable computing architectures. in Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration. vol. 6185, Optical Sensing II, Strasbourg, France, 3/04/06. https://doi.org/10.1117/12.662718

Modelling an optically interconnected FPGA for reconfigurable computing architectures. / Russell, G. A.; Moir, C. J.; Snowdon, J. F.

Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration. Vol. 6185 2006.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Modelling an optically interconnected FPGA for reconfigurable computing architectures

AU - Russell, G. A.

AU - Moir, C. J.

AU - Snowdon, J. F.

PY - 2006

Y1 - 2006

N2 - A series of electronic models, both analog and digital, have been developed to simulate the behaviour of a field programmable gate array chip with optoelectronics providing access to an optical interconnect fabric. The minimum latency of a 320Mbits-1 system was found to be 158.5ns.

AB - A series of electronic models, both analog and digital, have been developed to simulate the behaviour of a field programmable gate array chip with optoelectronics providing access to an optical interconnect fabric. The minimum latency of a 320Mbits-1 system was found to be 158.5ns.

KW - Field programmable gate arrays

KW - Optically interconnected computing

UR - http://www.scopus.com/inward/record.url?scp=33746681316&partnerID=8YFLogxK

U2 - 10.1117/12.662718

DO - 10.1117/12.662718

M3 - Conference contribution

SN - 0819462411

SN - 9780819462411

VL - 6185

BT - Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration

ER -

Russell GA, Moir CJ, Snowdon JF. Modelling an optically interconnected FPGA for reconfigurable computing architectures. In Micro-Optics, VCSELs, and Photonic Interconnects II: Fabrication, Packaging, and Integration. Vol. 6185. 2006 https://doi.org/10.1117/12.662718