Hardware implementation of CMAC and B-spline neural networks for embedded applications

The cerebellar model articulation controller (CMAC) is particularly well suited to real-time embedded applications on account of its fast learning, local generalisation, and ease of either software or hardware implementation. Among its drawbacks are a large memory requirement and the inability to model function derivatives. These drawbacks are addressed by the B-spline neural network (BSNN) at the cost of greater computational complexity. This paper describes a simple modification to the CMAC network that yields characteristics equivalent to an order two BSNN, including function derivative modelling, for the same computational complexity as CMAC and is suitable for high speed hardware implementation in embedded applications. Two alternative approaches to its realisation, namely schematic entry and the Handel-C hardware programming language, using a field programmable gate array (FPGA) are described and compared. © 2005 IEEE.