Hardware Feasible Offset and Gain Error Correction for Time-Interleaved ADC

Sadeque Reza Khan, Arifa Ferdousi, GoangSeog Choi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

An entirely digital method of TIADC error calibration is presented in this paper. The methodology is based on statistical properties of signals for error estimations particularly targeting mean and variance of samples. In the proposed algorithm offset mismatch can be corrected by subtracting the estimated offset from each sub-ADC digital samples. Similarly, gain mismatch can be corrected by multiplying the output of each sub-ADC by the inverse of its estimated gain and both of these corrections, offset and gain, are cost effective in terms of hardware.
Original languageEnglish
Title of host publication2017 International SoC Design Conference (ISOCC)
PublisherIEEE
ISBN (Electronic)9781538622858
DOIs
Publication statusPublished - 31 May 2018
Event14th IEEE International SoC Design Conference 2017 - Seoul, Korea, Republic of
Duration: 5 Nov 20178 Nov 2017

Conference

Conference14th IEEE International SoC Design Conference 2017
Abbreviated titleISOCC 2017
Country/TerritoryKorea, Republic of
CitySeoul
Period5/11/178/11/17

Keywords

  • TI ADC
  • MATLAB
  • FFT
  • Offset Correction
  • Gain Correction

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Hardware Feasible Offset and Gain Error Correction for Time-Interleaved ADC'. Together they form a unique fingerprint.

Cite this