Abstract
Digital controlled oscillator (DCO) is becoming an attractive replacement over the voltage control oscillator (VCO) with the advances of digital intensive research on all-digital phase locked-loop (ADPLL) in complementary metal-oxide semiconductor (CMOS) process technology. This paper presents a review of various CMOS DCO schemes implemented in ADPLL and relationship between the DCO parameters with ADPLL performance. The DCO architecture evaluated through its power consumption, speed, chip area, frequency range, supply voltage, portability and resolution. It can be concluded that even though there are various schemes of DCO that have been implemented for ADPLL, the selection of the DCO is frequently based on the ADPLL applications and the complexity of the scheme. The demand for the low power dissipation and high resolution DCO in CMOS technology shall remain a challenging and active area of research for years to come. Thus, this review shall work as a guideline for the researchers who wish to work on all digital PLL.
Original language | English |
---|---|
Pages (from-to) | 29-40 |
Number of pages | 12 |
Journal | Jurnal Teknologi |
Volume | 82 |
Issue number | 1 |
Early online date | 25 Dec 2019 |
DOIs | |
Publication status | Published - 2020 |
Keywords
- All digital phase-locked loop (ADPLL)
- Complementary metal-oxide semiconductor (CMOS)
- Digital controlled oscillator (DCO)
- Low power
- Phase-locked loop
ASJC Scopus subject areas
- General Engineering