Abstract
This paper presents an effective logical approach low power full adder, which reduces power consumption by implementing full adder using EXOR-EXNOR circuit. The advanced new hybrid FA modules are more efficient in terms of the energy and postponement, these are because of the low yield capability and low power consumption. These proposed circuits are planned dependent on the full-swing EXOR-EXNOR or EXOR/EXNOR gates. Every one of the new designs has their very own preferences regarding speed, energy consumption, delay product, capacity of driving, and soon. To examine the execution of the new structures, broad Tanner simulation tools are utilized. By utilizing the transistor measuring (W/L) technique, the optimization of the PDP gained for every hybrid adder circuit.
| Original language | English |
|---|---|
| Title of host publication | 2019 5th International Conference on Advanced Computing and Communication Systems, ICACCS 2019 |
| Publisher | IEEE |
| ISBN (Electronic) | 9781538695333, 9781538695302 |
| ISBN (Print) | 9781538695319, 9781538695340 |
| DOIs | |
| Publication status | Published - 6 Jun 2019 |
| Event | 5th International Conference on Advanced Computing and Communication Systems 2019 - Coimbatore, India Duration: 15 Mar 2019 → 16 Mar 2019 |
Conference
| Conference | 5th International Conference on Advanced Computing and Communication Systems 2019 |
|---|---|
| Abbreviated title | ICACCS 2019 |
| Country/Territory | India |
| City | Coimbatore |
| Period | 15/03/19 → 16/03/19 |
Keywords
- Delay estimation of power
- E-xnor
- E-xor
- FA
- Full swing
- Non full swing
ASJC Scopus subject areas
- Computer Vision and Pattern Recognition
- Hardware and Architecture
- Signal Processing
- Computer Networks and Communications
- Computer Science Applications