Combinational Logic Optimization for Ultra-Constrained Applications

Jia Jun Tay; M. L. Dennis Wong; Ming Ming Wong; Cishen Zhang; Ismat Hijazin

doi:10.1109/WECON.2018.8782048

Combinational Logic Optimization for Ultra-Constrained Applications

Jia Jun Tay, M. L. Dennis Wong, Ming Ming Wong, Cishen Zhang, Ismat Hijazin

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Modern computing paradigm such as the Internet of Things demands edge devices with limited resources to be capable of complex computing functions. In this work, we discuss a relatively new approach to combinational circuit optimization based on a low multiplicative complexity heuristic. The purpose of the optimization heuristic is to produce low gate count circuit to enable complex transformation to fit in devices that operate in ultra-constrained environments. We explain the concepts behind the heuristic and review the original optimization algorithm based on the heuristic. A new approach is then proposed to eliminate reliance on randomness in the original algorithm to improve computational time and quality of results.

Original language	English
Title of host publication	2018 6th Edition of International Conference on Wireless Networks and Embedded Systems (WECON)
Publisher	IEEE
Pages	27-30
Number of pages	4
ISBN (Electronic)	9781538670507
DOIs	https://doi.org/10.1109/WECON.2018.8782048
Publication status	Published - 1 Aug 2019
Event	6th International Conference on Wireless Networks and Embedded Systems 2018 - Rajpura, Punjab, India Duration: 16 Nov 2018 → 17 Nov 2018

Conference

Conference	6th International Conference on Wireless Networks and Embedded Systems 2018
Abbreviated title	WECON 2018
Country/Territory	India
City	Rajpura, Punjab
Period	16/11/18 → 17/11/18

Keywords

Combinational logic
low gate count
multiplicative complexity

ASJC Scopus subject areas

Instrumentation
Computer Networks and Communications
Signal Processing
Electrical and Electronic Engineering

Access to Document

10.1109/WECON.2018.8782048

Cite this

@inproceedings{6722486a4e0b4f11baf42a3e07552e35,

title = "Combinational Logic Optimization for Ultra-Constrained Applications",

abstract = "Modern computing paradigm such as the Internet of Things demands edge devices with limited resources to be capable of complex computing functions. In this work, we discuss a relatively new approach to combinational circuit optimization based on a low multiplicative complexity heuristic. The purpose of the optimization heuristic is to produce low gate count circuit to enable complex transformation to fit in devices that operate in ultra-constrained environments. We explain the concepts behind the heuristic and review the original optimization algorithm based on the heuristic. A new approach is then proposed to eliminate reliance on randomness in the original algorithm to improve computational time and quality of results.",

keywords = "Combinational logic, low gate count, multiplicative complexity",

author = "Tay, \{Jia Jun\} and Wong, \{M. L. Dennis\} and Wong, \{Ming Ming\} and Cishen Zhang and Ismat Hijazin",

year = "2019",

month = aug,

day = "1",

doi = "10.1109/WECON.2018.8782048",

language = "English",

pages = "27--30",

booktitle = "2018 6th Edition of International Conference on Wireless Networks and Embedded Systems (WECON)",

publisher = "IEEE",

address = "United States",

note = "6th International Conference on Wireless Networks and Embedded Systems 2018, WECON 2018 ; Conference date: 16-11-2018 Through 17-11-2018",

}

Tay, JJ, Wong, MLD, Wong, MM, Zhang, C & Hijazin, I 2019, Combinational Logic Optimization for Ultra-Constrained Applications. in 2018 6th Edition of International Conference on Wireless Networks and Embedded Systems (WECON). IEEE, pp. 27-30, 6th International Conference on Wireless Networks and Embedded Systems 2018, Rajpura, Punjab, India, 16/11/18. https://doi.org/10.1109/WECON.2018.8782048

TY - GEN

T1 - Combinational Logic Optimization for Ultra-Constrained Applications

AU - Tay, Jia Jun

AU - Wong, M. L. Dennis

AU - Wong, Ming Ming

AU - Zhang, Cishen

AU - Hijazin, Ismat

PY - 2019/8/1

Y1 - 2019/8/1

N2 - Modern computing paradigm such as the Internet of Things demands edge devices with limited resources to be capable of complex computing functions. In this work, we discuss a relatively new approach to combinational circuit optimization based on a low multiplicative complexity heuristic. The purpose of the optimization heuristic is to produce low gate count circuit to enable complex transformation to fit in devices that operate in ultra-constrained environments. We explain the concepts behind the heuristic and review the original optimization algorithm based on the heuristic. A new approach is then proposed to eliminate reliance on randomness in the original algorithm to improve computational time and quality of results.

AB - Modern computing paradigm such as the Internet of Things demands edge devices with limited resources to be capable of complex computing functions. In this work, we discuss a relatively new approach to combinational circuit optimization based on a low multiplicative complexity heuristic. The purpose of the optimization heuristic is to produce low gate count circuit to enable complex transformation to fit in devices that operate in ultra-constrained environments. We explain the concepts behind the heuristic and review the original optimization algorithm based on the heuristic. A new approach is then proposed to eliminate reliance on randomness in the original algorithm to improve computational time and quality of results.

KW - Combinational logic

KW - low gate count

KW - multiplicative complexity

UR - https://www.scopus.com/pages/publications/85071015875

U2 - 10.1109/WECON.2018.8782048

DO - 10.1109/WECON.2018.8782048

M3 - Conference contribution

SP - 27

EP - 30

BT - 2018 6th Edition of International Conference on Wireless Networks and Embedded Systems (WECON)

PB - IEEE

T2 - 6th International Conference on Wireless Networks and Embedded Systems 2018

Y2 - 16 November 2018 through 17 November 2018

ER -

Combinational Logic Optimization for Ultra-Constrained Applications

Abstract

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this