An improved reconfigurable finite impulse response filter using common subexpression elimination algorithm for cognitive radio

V. Nithish Kumar, Koteswara Rao Nalluri, G. Lakshminarayanan, Mathini Sellathurai

Research output: Contribution to journalArticle

Abstract

This brief presents an improved reconfigurable finite impulse response (FIR) filter architecture using binary common subexpression elimination (BCSE) algorithm for multistandard wireless receiver applications such as spectrum sensing and channelization. Detecting the presence of primary users and the ability to find white spaces in the licensed spectrum are the key enablers of the opportunistic communication. Filter bank based spectrum sensing employs a bank of FIR filters to extract the individual channel information from the received wideband input signal and to detect the spectrum occupancy by comparing each subband energy with a specific threshold. In this work, a novel architecture of constant shift method (CSM) based multiplier using the 2-bit BCSE algorithm for reconfigurable FIR filter is proposed, which can be employed in filter bank based spectrum sensing applications. This paper analyzes the implementation of 18-tap and 20-tap FIR filters using the proposed CSM multiplier in terms of hardware resources, speed and power consumption. The proposed filter architecture is realized on Application Specification Integrated Circuits (ASIC) platform using SAED90nm CMOS technology. The synthesis results of the proposed FIR filter shows reduction of 67%, 71% in area delay product (ADP) and 71%, 72% in power delay product (PDP) for 18-tap and 20-tap FIR filters, respectively compared to the 3-bit BCSE technique. Likewise, it achieves reduction of 31%, 34% in ADP and 34%, 37% in PDP, respectively compared to the existing 2-bit BCSE algorithm based reconfigurable FIR filter implementation.

Original languageEnglish
Pages (from-to)181-189
Number of pages9
JournalJournal of Low Power Electronics
Volume11
Issue number2
DOIs
Publication statusPublished - 1 Jun 2015

Fingerprint

FIR filters
Cognitive radio
Filter banks
Integrated circuits
Electric power utilization
Specifications
Hardware
Communication

Keywords

  • Application specific integrated circuits (ASIC)
  • Binary common subexpression elimination (BCSE)
  • Cognitive radio (CR)
  • Reconfigurability
  • Spectrum sensing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{f8cee9f2eb6e417793cf213c897856f4,
title = "An improved reconfigurable finite impulse response filter using common subexpression elimination algorithm for cognitive radio",
abstract = "This brief presents an improved reconfigurable finite impulse response (FIR) filter architecture using binary common subexpression elimination (BCSE) algorithm for multistandard wireless receiver applications such as spectrum sensing and channelization. Detecting the presence of primary users and the ability to find white spaces in the licensed spectrum are the key enablers of the opportunistic communication. Filter bank based spectrum sensing employs a bank of FIR filters to extract the individual channel information from the received wideband input signal and to detect the spectrum occupancy by comparing each subband energy with a specific threshold. In this work, a novel architecture of constant shift method (CSM) based multiplier using the 2-bit BCSE algorithm for reconfigurable FIR filter is proposed, which can be employed in filter bank based spectrum sensing applications. This paper analyzes the implementation of 18-tap and 20-tap FIR filters using the proposed CSM multiplier in terms of hardware resources, speed and power consumption. The proposed filter architecture is realized on Application Specification Integrated Circuits (ASIC) platform using SAED90nm CMOS technology. The synthesis results of the proposed FIR filter shows reduction of 67{\%}, 71{\%} in area delay product (ADP) and 71{\%}, 72{\%} in power delay product (PDP) for 18-tap and 20-tap FIR filters, respectively compared to the 3-bit BCSE technique. Likewise, it achieves reduction of 31{\%}, 34{\%} in ADP and 34{\%}, 37{\%} in PDP, respectively compared to the existing 2-bit BCSE algorithm based reconfigurable FIR filter implementation.",
keywords = "Application specific integrated circuits (ASIC), Binary common subexpression elimination (BCSE), Cognitive radio (CR), Reconfigurability, Spectrum sensing",
author = "Kumar, {V. Nithish} and Nalluri, {Koteswara Rao} and G. Lakshminarayanan and Mathini Sellathurai",
year = "2015",
month = "6",
day = "1",
doi = "10.1166/jolpe.2015.1375",
language = "English",
volume = "11",
pages = "181--189",
journal = "Journal of Low Power Electronics",
issn = "1546-1998",
publisher = "American Scientific Publishers",
number = "2",

}

An improved reconfigurable finite impulse response filter using common subexpression elimination algorithm for cognitive radio. / Kumar, V. Nithish; Nalluri, Koteswara Rao; Lakshminarayanan, G.; Sellathurai, Mathini.

In: Journal of Low Power Electronics, Vol. 11, No. 2, 01.06.2015, p. 181-189.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An improved reconfigurable finite impulse response filter using common subexpression elimination algorithm for cognitive radio

AU - Kumar, V. Nithish

AU - Nalluri, Koteswara Rao

AU - Lakshminarayanan, G.

AU - Sellathurai, Mathini

PY - 2015/6/1

Y1 - 2015/6/1

N2 - This brief presents an improved reconfigurable finite impulse response (FIR) filter architecture using binary common subexpression elimination (BCSE) algorithm for multistandard wireless receiver applications such as spectrum sensing and channelization. Detecting the presence of primary users and the ability to find white spaces in the licensed spectrum are the key enablers of the opportunistic communication. Filter bank based spectrum sensing employs a bank of FIR filters to extract the individual channel information from the received wideband input signal and to detect the spectrum occupancy by comparing each subband energy with a specific threshold. In this work, a novel architecture of constant shift method (CSM) based multiplier using the 2-bit BCSE algorithm for reconfigurable FIR filter is proposed, which can be employed in filter bank based spectrum sensing applications. This paper analyzes the implementation of 18-tap and 20-tap FIR filters using the proposed CSM multiplier in terms of hardware resources, speed and power consumption. The proposed filter architecture is realized on Application Specification Integrated Circuits (ASIC) platform using SAED90nm CMOS technology. The synthesis results of the proposed FIR filter shows reduction of 67%, 71% in area delay product (ADP) and 71%, 72% in power delay product (PDP) for 18-tap and 20-tap FIR filters, respectively compared to the 3-bit BCSE technique. Likewise, it achieves reduction of 31%, 34% in ADP and 34%, 37% in PDP, respectively compared to the existing 2-bit BCSE algorithm based reconfigurable FIR filter implementation.

AB - This brief presents an improved reconfigurable finite impulse response (FIR) filter architecture using binary common subexpression elimination (BCSE) algorithm for multistandard wireless receiver applications such as spectrum sensing and channelization. Detecting the presence of primary users and the ability to find white spaces in the licensed spectrum are the key enablers of the opportunistic communication. Filter bank based spectrum sensing employs a bank of FIR filters to extract the individual channel information from the received wideband input signal and to detect the spectrum occupancy by comparing each subband energy with a specific threshold. In this work, a novel architecture of constant shift method (CSM) based multiplier using the 2-bit BCSE algorithm for reconfigurable FIR filter is proposed, which can be employed in filter bank based spectrum sensing applications. This paper analyzes the implementation of 18-tap and 20-tap FIR filters using the proposed CSM multiplier in terms of hardware resources, speed and power consumption. The proposed filter architecture is realized on Application Specification Integrated Circuits (ASIC) platform using SAED90nm CMOS technology. The synthesis results of the proposed FIR filter shows reduction of 67%, 71% in area delay product (ADP) and 71%, 72% in power delay product (PDP) for 18-tap and 20-tap FIR filters, respectively compared to the 3-bit BCSE technique. Likewise, it achieves reduction of 31%, 34% in ADP and 34%, 37% in PDP, respectively compared to the existing 2-bit BCSE algorithm based reconfigurable FIR filter implementation.

KW - Application specific integrated circuits (ASIC)

KW - Binary common subexpression elimination (BCSE)

KW - Cognitive radio (CR)

KW - Reconfigurability

KW - Spectrum sensing

UR - http://www.scopus.com/inward/record.url?scp=84935097230&partnerID=8YFLogxK

U2 - 10.1166/jolpe.2015.1375

DO - 10.1166/jolpe.2015.1375

M3 - Article

VL - 11

SP - 181

EP - 189

JO - Journal of Low Power Electronics

JF - Journal of Low Power Electronics

SN - 1546-1998

IS - 2

ER -