A novel approach to low multiplicative complexity logic design

J. J. Tay, M. M. Wong, M. L. Dennis Wong, Cishen Zhang, I. Hijazin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)
17 Downloads (Pure)

Abstract

Logic optimization over the logic basis (AND, XOR, NOT) has received increased attention in recent works due to the potential in low gate count logic circuit implementation. Previous logic minimization heuristic in this logic basis involved randomized selection processes and thus exhibits uncontrolled variations in the results produced and algorithm execution time. In this work, we demonstrate a novel approach to the same problem using Positive Polarity Reed-Muller factorization. The proposed algorithm eliminates the reliance on randomness and produces all optimal solutions obtainable through the factorization method. This enables the application of different selection criteria post-optimization to maximize circuit sharing between functions. The proposed algorithm is aimed towards optimizing the S-boxes of lightweight cryptographic schemes.
Original languageEnglish
Title of host publication2017 International Conference on Consumer Electronics and Devices (ICCED)
PublisherIEEE
Pages31-35
Number of pages5
ISBN (Print)9781538604038
DOIs
Publication statusPublished - 31 Aug 2017

Fingerprint Dive into the research topics of 'A novel approach to low multiplicative complexity logic design'. Together they form a unique fingerprint.

Cite this