Description
RIPL and C++ source code, results data and images for"A Dataflow IR for Memory Efficient RIPL Compilation to FPGAs" which was published in DLMCS 2016.
| Date made available | 22 Feb 2017 |
|---|---|
| Publisher | Heriot-Watt University |
Research output
- 1 Conference contribution
-
A Dataflow IR for memory efficient RIPL compilation to FPGAs
Stewart, R., Michaelson, G. J., Bhowmik, D., Garcia, P. & Wallace, A., 2016, Algorithms and Architectures for Parallel Processing: ICA3PP 2016 Collocated Workshops: SCDT, TAPEMS, BigTrust, UCER, DLMCS, Granada, Spain, December 14-16, 2016, Proceedings. Springer, p. 174-188 15 p. (Lecture Notes in Computer Science; vol. 10049).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Open AccessFile10 Link opens in a new tab Citations (Scopus)87 Downloads (Pure)
Cite this
- DataSetCite