Open dataset for "A Dataflow IR for Memory Efficient RIPL Compilation to FPGAs" in DLMCS 2016

Dataset

Description

RIPL and C++ source code, results data and images for"A Dataflow IR for Memory Efficient RIPL Compilation to FPGAs" which was published in DLMCS 2016.
Date made available22 Feb 2017
PublisherHeriot-Watt University
  • A Dataflow IR for memory efficient RIPL compilation to FPGAs

    Stewart, R., Michaelson, G. J., Bhowmik, D., Garcia, P. & Wallace, A., 2016, Algorithms and Architectures for Parallel Processing: ICA3PP 2016 Collocated Workshops: SCDT, TAPEMS, BigTrust, UCER, DLMCS, Granada, Spain, December 14-16, 2016, Proceedings. Springer International Publishing, p. 174-188 15 p. (Lecture Notes in Computer Science; vol. 10049).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Open Access
    File
    9 Citations (Scopus)
    37 Downloads (Pure)

Cite this