Dataset for the Heron Core in "Heron: Modern Hardware Graph Reduction"



This dataset contains the full source code for the processor design presented in the paper "Heron: Modern Hardware Graph Reduction". It includes the compiler, emulator, hardware description, and FPGA designs for the Heron Core.
Date made available21 Feb 2024
PublisherHeriot-Watt University
Date of data production14 Oct 2022 - 6 Aug 2023

Cite this